To install click the Add extension button. That's it.

The source code for the WIKI 2 extension is being checked by specialists of the Mozilla Foundation, Google, and Apple. You could also do it yourself at any point in time.

4,5
Kelly Slayton
Congratulations on this excellent venture… what a great idea!
Alexander Grigorievskiy
I use WIKI 2 every day and almost forgot how the original Wikipedia looks like.
Live Statistics
English Articles
Improved in 24 Hours
Added in 24 Hours
What we do. Every page goes through several hundred of perfecting techniques; in live mode. Quite the same Wikipedia. Just better.
.
Leo
Newton
Brights
Milds

From Wikipedia, the free encyclopedia

TILE-Gx
General information
Launched2010
Discontinued2022 [1]
Designed byTilera
Common manufacturer(s)
Performance
Max. CPU clock rate1000[2] MHz to 1200 MHz
Architecture and classification
Technology node40nm
MicroarchitectureVLIW RISC
Physical specifications
Cores

TILE-Gx was a VLIW ISA multicore processor family designed by Tilera. It consisted of a mesh network[7] that was expected to scale up to 100 cores,[8] but only 72-core variants actually shipped.[9]

After a few acquisitions, Tilera's designs ended up in the hands of Nvidia, which ended production of TILE-Gx processors in 2022.[1] In June 2018, the Linux kernel dropped support for this architecture.[10] Tile-Gx processors were used in MikroTik's CCR1000 series routers, and MikroTik continues to support this architecture out-of-tree in its RouterOS Linux distribution.

YouTube Encyclopedic

  • 1/3
    Views:
    98 107
    2 083
    2 342
  • Seaming Solid Surface with Plexus Adhesive
  • BE Pressure Whirl-a-way tile cleaning wand
  • CutStudio - Tiling Large Graphics

Transcription

Product lineup

Common features of TILE-Gx processors:

  • 64-bit VLIW RISC core (3-issue)
  • 4 MAC/cycle with SIMD extensions
  • L1 cache: 64 KB (32 KB data + 32 KB instruction) per core.
  • L2 cache: 256 KB per core.
  • L3 cache: Other core's L2 cache connected via mesh network.
  • 1, 2, or 4 ECC 72-bit DDR3 controllers.
  • Up to 24 PCIe 2.0 lanes.
  • Optional built-in crypto accelerator with 40 Gbit/s encryption (small packet) and 20 Gbit/s full-duplex compression, true random number generator, RSA accelerator.
  • Fabrication process: TSMC 40nm.
Part Core Frequency
(GHz)
Memory Speed PCIe
Controllers/Lanes
DDR3
Controllers
Network Interfaces
XAUI (10Gb)/SGMII (1Gb)
TDP Crypto
Engines
TILE-Gx8009 3/10 1 2/12
TLR4-00980CG-10C 1.0 1333 MT/s 9 W 0
TLR4-00980CG-10CE 1.0 1333 MT/s 10 W 1
TLR4-00980CG-12C 1.2 1600 MT/s 11 W 0
TLR4-00980CG-12CE 1.2 1600 MT/s 12 W 1
TILE-Gx8016 2/12 2 2/12
TLR4-01680CG-10C 1.0 1600 MT/s 15 W 0
TLR4-01680CG-10CE 1.0 1600 MT/s 15 W 1
TLR4-01680CG-12C 1.2 1600 MT/s 18 W 0
TLR4-01680CG-12CE 1.2 1600 MT/s 18 W 1
TILE-Gx8036 3/16 2 4/16
TLR4-03680CG-10C 1.0 1600 MT/s 20 W 0
TLR4-03680CG-10CE 1.0 1600 MT/s 22 W 2
TLR4-03680CG-12C 1.2 1866 MT/s 26 W 0
TLR4-03680CG-12CE 1.2 1866 MT/s 28 W 2
TILE-Gx8072 6/24 4 8/32
TLR4-07280CG-10C 1.0 1600 MT/s ? W 0
TLR4-07280CG-10CE 1.0 1600 MT/s ? W 2
TLR4-07280CG-12C 1.2 1866 MT/s ? W 0
TLR4-07280CG-12CE 1.2 1866 MT/s ? W 2

See also

References

  • "Tilera Corporation Joins China's Wireless TD Forum as a Senior Member" (Press release). Tilera. 26 October 2009. Archived from the original on 26 July 2011. Retrieved 16 June 2011.
  1. ^ a b "END OF LIFE NOTIFICATION" (PDF). Nvidia. 11 April 2022. Retrieved 21 May 2023.
  2. ^ a b "Tilera preps many-cored Gx chips for March launch". 30 January 2012. Retrieved 21 February 2013.
  3. ^ "TILE-Gx8009 datasheet" (PDF). Archived from the original (PDF) on 2013-02-01.
  4. ^ "TILE-Gx8016 datasheet" (PDF). Archived from the original (PDF) on 2013-02-26.
  5. ^ "TILE-Gx8036 datasheet" (PDF). Archived from the original (PDF) on 2013-03-22.
  6. ^ "TILE-Gx8072 datasheet" (PDF). Archived from the original (PDF) on 2013-08-16.
  7. ^ "TILE-Gx architecture shema". Archived from the original (JPG) on 2013-03-22.
  8. ^ "MIT's 100-core CPU Will Be Ready This Year". 24 January 2012. Retrieved 21 February 2013.
  9. ^ "Tilera announces 72-core Tile-Gx chip". 19 February 2013. Archived from the original on July 2, 2013. Retrieved 21 February 2013.{{cite news}}: CS1 maint: unfit URL (link)
  10. ^ "Linux 4.17 Spring Cleaning To Drop Some Old CPU Architectures". 17 March 2018. Retrieved 21 January 2021.
This page was last edited on 26 May 2023, at 12:09
Basis of this page is in Wikipedia. Text is available under the CC BY-SA 3.0 Unported License. Non-text media are available under their specified licenses. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc. WIKI 2 is an independent company and has no affiliation with Wikimedia Foundation.