The page attribute table (PAT) is a processor supplementary capability extension to the page table format of certain x86 and x86-64 microprocessors. Like memory type range registers (MTRRs), they allow for fine-grained control over how areas of memory are cached, and are a companion feature to the MTRRs.[1]
Unlike MTRRs, which provide the ability to manipulate the behavior of caching for a limited number of fixed physical address ranges, Page Attribute Tables allow for such behavior to be specified on a per-page basis, greatly increasing the ability of the operating system to select the most efficient behavior for any given task.[2]
YouTube Encyclopedic
-
1/3Views:20 9053 413147 414
-
HowTo ArcMap - Add a field to a table attribute table (Mon, Jan 19, 04 05 PM)
-
Dynamic attributes in ArcGIS [En-Br] (www.forest-gis.com)
-
Live Table Add Edit Delete using Ajax Jquery in PHP Mysql
Transcription
Processors
The PAT is available on Pentium III and newer CPUs, and on non-Intel CPUs.
See also
References
- ^ "Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1" (PDF). Intel. Retrieved 2017-05-30.
- ^ "PAT (Page Attribute Table) in Linux kernel docs". Retrieved 2020-06-02.
External links
- Intel 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1 see chapter 11, section 12.
 | This computing article is a stub. You can help Wikipedia by expanding it. |
This page was last edited on 28 August 2021, at 15:36